Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 35.53

-1.1%

Nov 14 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: semiconeng who wrote (107574)	8/16/2000 12:31:30 AM
From: Petz	Read Replies (2) of 186894

semiconeng, Dan's estimate of 20% waste space is not far from correct. For a 12mm by 10mm die, the absolute minimum waste space, if there is ZERO spacing between die it is possible to squeeze 236 die on the wafer, for a waste % of 9.9%. If there's just a border of 0.2mm between each die, you can only fit 226 die, for a waste % of 13.7%. With 0.5 mm between die, you can fit 213 so wasted space is 18.6%. There may be additional wasted space around the edges of a wafer which I did not take into account. I made up a little spreadsheet to do this calculation, it was fun. Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next