Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 215.32

-0.2%

Dec 30 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: jcholewa who wrote (5186)	8/16/2000 1:07:48 PM
From: Petz	Read Replies (3) of 275872

JC, <one pipe for FADD/FMUL/Fetc., and one pipe for FSTORE and similar "maintenance" tasks. Isn't this overall correct? Wouldn't, then, it be more accurate to say that the P4 and P6 have the same number of pipelines (two)?> SSE2 includes multiply/accumulate instructions. Is is possible that P4 can do this in one cycle? I also am skeptical of the P4 1.4GHz = P3 1 GHz school of thought. Worst case, this would only be true if all the code fits in the L1 cache. For more normal code, like business benchmarks the IPC difference does not make that much of a difference, so a 1.4 GHz P4 may be eminently sellable. Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next