SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 92.75+5.2%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bilow who wrote (50106)8/17/2000 7:22:02 AM
From: Ian Anderson  Read Replies (1) of 93625
 
You guys are missing the point about both edge clocking in DDR, and prior art to RAMBUS patents.

I don't think anybody is disputing that there is prior art for the "method" of both edge clocking of data.

Rambus is claiming "aparatus", a design in the silicon of a DRAM, whereby two sets of sense and drive amplifiers from different banks of memory cells are connected to one set of I/O pins, forming a multiplexor arrangement allowing data transfer on both clock edges.

That I believe really is novel as far as implementation in DRAM silicon is concerned.

The DDR camp might dispute it on the basis that it is really equivalent to using two memory chips with an externally generated inverted clock and connecting their I/O pins together. That argument would probably fall on the basis that the utility (usefulness, ease of use, compactness) of the silicon version is greater, and therefore the implementations are not equivalent.

(There is a general principle in Patent Law that you can't glue two or more existing inventions together, and call it your own new invention, unless the combination has a value greater than the sum of the parts. I don't think that Rambus will find this hard to demonstrate though.)

Ian
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext