Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 33.62

-4.2%

Nov 20 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Cirruslvr who wrote (107821)	8/21/2000 12:11:33 AM
From: Elmer	Read Replies (1) of 186894

Re: "Elmer - you have always crowed about Intel ALWAYS offering SMP with P6 family processors and lambasted AMD for not offering SMP for the Athlon yet. What's your defense for Intel not offering SMP with Willy?" What I have said is Intel has never shipped a chipset die that didn't support SMP. If this report is true, and I'm not sure it is, then it looks as though Intel has decided to differentiate their product line. BTW I think there is something misleading about the description of Intel's L1 & L2 caches. I believe the trace cache would ordinarily be called L0 and what is being called L2 would normally be called L1. If these reports are correct then P4 has an off-die L2(L3). Is it possible that future versions of P4 will have 3 levels of on-die cache as the device moves to a .13u process and space allows? All speculation of course. EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next