SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 33.62-4.2%Nov 20 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (107824)8/21/2000 12:43:47 AM
From: Cirruslvr  Read Replies (1) of 186894
 
Elmer - RE: "What I have said is Intel has never shipped a chipset die that didn't support SMP. If this report is true, and I'm not sure it is, then it looks as though Intel has decided to differentiate their product line."

Sorry for the mix up. Anand got direct info from Intel telling him the P4 is strictly uniprocessor.

"Intel also informed us that the Pentium 4 would strictly be a uniprocessor part, meaning it won't even work in multiprocessor boards. We'll have to wait for the SMP version of the CPU, currently called Foster, before we can see what the Pentium 4 can do in a multiprocessor environment."

"If these reports are correct then P4 has an off-die L2(L3)."

I assume you are talking about Anand's report. Again, he got his info direct from Intel, so it better be correct!

You are saying Willy will have an off-die cache?

"Is it possible that future versions of P4 will have 3 levels of on-die cache as the device moves to a .13u process and space allows?"

My guess is FOster is likely to first have the 3 levels of cache, assuming you are correct.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext