SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 259.65+2.3%Jan 23 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: EricRR who wrote (6511)8/25/2000 1:19:55 AM
From: ScumbriaRead Replies (1) of 275872
 
Ratbert,

I looked at the Ace's article. The author went through piece by piece showing some of the many deficiencies of P4, then came to the totally irrational conclusion that it would beat Mustang at a given clock rate. The weight of Intel FUD can turn an intelligent person's brain to jelly.

I liked this part:

Intel claims that the average latency* of the P4 is about 1.8x better than the PIII, if both systems are outfitted with RDRAM. That is pretty amazing considering that the L1-D cache is pretty small, and consequently the L1 miss rate must be relatively high. Does this mean that the L2-cache has a lower latency than the one of the Coppermine P6 (7 cycles)? Intel did not comment on this matter, and I suppose that a lower L2-cache latency could endanger the clockspeed rampability. So this seems to be a small mystery.

What a bunch of cr@p. However, I did some thinking today, and figured out what Intel's Netburst marketing strategy is.

They will say that P4 optimized software can use SSE instructions and high bandwidth RDRAM to preload lots of speculative data into the L2 cache, without saturating the bus. This will allow for very good L2 hit rates, and reduce long latency DRAM accesses caused by L2 misses.

This technique will work very well on predictable benchmarks like Linpack, but will not work so well on normal Window's code (because it will pollute the L2 cache with unwanted data.)

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News