SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.53-1.1%Nov 14 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (108444)8/26/2000 11:21:57 AM
From: Dan3  Read Replies (3) of 186894
 
Re: By doubling up the L2 cache to 512K, and keeping the die size at 90 sq. mm on 0.13 micron process

Too bad INTC can't handle local interconnect:


L2 Cache Chips 
                   Motorola     Intel
Bytes              1 Megabyte   2 Megabyte
Die size           83 mm 2      209 mm 2
SRAM cell size     3.97 um 2    5.6 um 2
Process rules      0.20 um 2    0.18 um 2
Eff Gate Length    0.15 um 2    0.14 um 2
Interconnect       Copper       Aluminum
Local Interconnect Tungsten     None

chip-architect.com

25% larger die size with smaller process rules without local interconnect.

On large cache (server) CPUs, Mustang/Athlon will be smaller than Xeon/P3!

:-)

Dan
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News