SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: John Evans who wrote (123097)8/26/2000 9:14:48 PM
From: Scumbria  Read Replies (1) of 1584760
 
John,

I expect Sledgehammer will be two (enhanced) Athlon cores, sharing a common external cache. But that is pure unbridled speculation.

Double-pumping may hinder the speed ramp

Absolutely. By doubling the clock speed of the ALU, they have turned a 1.5GHz problem into a 3GHz problem. Just as bad, they decided to make 2-cycle access to the data cache (which will also cap the clock speed.) Like the Merced team and the i820 team, the Willy team appears to be our friends.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News