SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Road Walker who wrote (123380)8/31/2000 1:41:21 PM
From: Scumbria  Read Replies (1) of 1570709
 
John,

P4 is clearly based on some very sound concepts. The deep pipeline, good branch prediction, wide vector processing, and high speed bus are all great ideas.

The problem seems to be in the implementation. A small low latency cache will cripple both IPC and clock speed. The double pumped ALU will also severely clamp the clock speed.

They should have accepted the IPC problems associated with a deep pipeline, and gone for super high clock frequency. It appears that they were torn between IPC and MHz, and achieved neither.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News