SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 214.02+0.2%10:48 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (7382)9/2/2000 2:42:34 PM
From: Tony ViolaRead Replies (2) of 275872
 
Scumbria, >...but rather the tradeoffs (double speed ALU, 2-cycle cache) that potentially impact clock speed.

I don't think you commented on the premise I made (apologize for not remembering the thread), and I saw Damone later say the same thing, that most instructions are very simple, like add and subtract, and can be done in one or two levels of logic. Hence, 2X on clock freq. may not slow down overall cycle time at all. WRT the 2 cycle cache access, do you know that it's a bottleneck, especially with a small cache? Are you privy to Intel's SRAM speeds? A lot of assumptions are getting made here, on P4, without enough data, IMO.

Tony
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News