Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 35.81

+0.2%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: pgerassi who wrote (111610)	9/27/2000 7:05:07 PM
From: Tenchusatsu	Read Replies (1) of 186894

Pete, <AMD's is available for download for free (taking the freeware route (IMHO a better route to get more software available by launch)).> "Open-source" and "Freeware" are also euphemisms for "Please, somebody support us." <I believe that at some time in the future, both Intel and AMD would activate a mode to use the underlying RISC engine directly.> I've heard this idea before back when Pentium Pro and K6 (also K5?) started translating x86 CISC instructions into internal micro-ops/RISC-ops. AMD's stance is that they were able to carry CISC to performance-parity with RISC, at least in integer. They also expect to achieve the same results with floating-point. That's probably why it won't be necessary to implement your idea. (AMD also used that argument to hint that they can eventually carry CISC to performance-parity with EPIC and IA-64.) On the other hand, maybe your idea can apply to Transmeta-style code-morphing. Unfortunately, Transmeta is going in a different direction toward power-savings, not pure performance. Tenchusatsu

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next