SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 90.56-4.4%Dec 17 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Zeev Hed who wrote (56032)9/30/2000 5:52:50 PM
From: Scumbria  Read Replies (2) of 93625
 
Zeev,

The key SDRAM patent covers a "programmable register" for determining memory latency. This is one of the registers found on all SDRAM chips. It has been frequently mentioned in Rambus press releases and conference calls.

The programmable register allows the CAS latency to be set by the system it is being used in. This is a useful technique because not all memories sort at the same speed out of the fab.

Prior to SDRAM, many EDO systems had a similar register on board the memory controller, which served the same purpose. Since SDRAM is synchronous (has a clock input on the DRAM chips), it was a fairly small logical step to move the same register on board the SDRAM chips.

This seems to be what Rambus is claiming as their IP. Had it been known that Rambus wanted royalties for this, none of the DRAM manufacturers would have put the register on board. Instead they would have kept the register in the memory controller and run an extra wire across the interface.

This appears to be a submarine patent, and has lots of people very pissed off. If Rambus was smart, they would concentrate on DDR, and lay off the SDRAM claims IMHO.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext