SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.78+2.7%Nov 26 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joseph Pareti who wrote (112826)10/9/2000 1:15:29 PM
From: Tenchusatsu  Read Replies (1) of 186894
 
Joseph, <Out-of-order processors (such as Pentium, PA-RISC, 21264 and higher) can mask latency penalties
from memory accesses by issuing load instructions in advance (instructions ordering rearranged on the fly, this cannot be accomplished by ILP).>

In IA-64, this is covered by speculation. I can see some cases where dynamic instruction reordering might be better than static reordering, but not in this case.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News