SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 240.58-2.5%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Charles R who wrote (19079)11/14/2000 5:37:40 PM
From: fyodor_Read Replies (2) of 275872
 
<Chuck: My understanding is that all P4 FPU related stuff were being heavily tweaked with SSE2 optimizations for launch.>

SSE2 has instructions for double precision FP, as well as some integer SIMD. It does NOT include single precision FP instructions.

Many of the common FP benchmarks (e.g. Q3 and SPECfp) are heavily bandwidth limited. The SSE implementation of the P4 may also be better than that of the P3, I don't know (JC might, though).

-fyo
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext