SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: andreas_wonisch who wrote (19463)11/17/2000 5:23:01 PM
From: CirruslvrRead Replies (1) of 275872
 
Andreas - RE: "Yes, exactly. And 5.2GB/sec with PC2600 DDR RAM -- that's over 50% more than i850 can deliver (3.2GB/sec) without the latency disadvantage. The only problem is that the FSB won't keep up with this speed."

So having a 128 bit SDRAM memory bus is like having a four lane highway and having dual Rambus channels is like having two separate two lane highways. But the Rambus highway has two "hubs" to receive the data, does the SDRAM just have the one memory controller?

I thought one of the big advantages of DRDRAM is that you can add another memory channel with not a lot of trouble. But if nvidia can just double the memory bus instead that isn't much of an advantage. Unless a 128-bit memory bus is a lot tricker to deal with and more expensive to implement.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News