SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Cirruslvr who wrote (19482)11/17/2000 7:04:37 PM
From: andreas_wonischRead Replies (1) of 275872
 
Cirrus, Re: But the Rambus highway has two "hubs" to receive the data, does the SDRAM just have the one memory controller?

Honestly I don't know and since there hasn't been a dual DDR chipset before we can only speculate. Maybe Carl knows more about it?

BTW, I think we forgot in our calculations that the GeForce 2 MX also needs memory bandwidth because of the UMA architecture. A standard desktop GF2MX DDR has a 64 Bit memory bus with 333 MHz DDR (most of the cards use however 128 Bit SDRAM bus with 166 MHz; I think Creative is the only manufacturer with a DDR GF2MX card), that would be 2.6 GB/sec memory bandwidth. Of course, it could be that the embedded GF2MX is somewhat "crippled" in regards to bandwidth. The problem is that a GF2MX main disadvantage is already the low memory bandwidth so the integrated solution could significantly underperform an AGP solution. OTOH, it will still do much better than any other integrated solution plus you can easily exchange it with an AGP video card for full performance. I hope we will soon get some more specs on this chipset.

Andreas
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext