SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 202.95-16.2%12:03 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joe NYC who wrote (19739)11/20/2000 3:03:23 AM
From: jcholewaRead Replies (3) of 275872
 
> Look at the last test - RC5. Athlon beats P4 better than 2:1

Yeah, and I could tell you why.

rc5 depends solely on one instruction: ROL, or ROTL for you general ISA buffs. That's bitwise ROtate Left.

Athlon can do three of these instructions per cycle, and the instruction itself takes one or two cycles (I forget) to complete.

P4 can do one per cycle, and each instruction takes a mammoth 4 (or was it 6? I'm pretty sure it was 4) cycles to complete.

Still, if rc5 didn't exist, this deficiency would be unimportant, as ROL is used by hardly any program out there.

    -JC
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext