SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: RDM who wrote (21368)12/2/2000 4:00:36 PM
From: Mani1Read Replies (1) of 275872
 
RDM re <<The thermal drop through the silicon wafer to the package is 60% of conventional silicon at 100 degrees C>>

This is like saying voltage drop in resister A is 60% of that in resister B, without knowing anything about the two resisters. You simply can not make general comments like that. The thermal model and specific at the die varies not only on the heat output from the die, but also on the geometry of the die as well as the resistance of the entire thermal circuit all the way up to the fan and sink.

Generally speaking, with a CPU dissipating up to 100 watts and with a current two fan & sink assembly, the wafer's bulk conductivity is not a thermal "bottle neck". Meaning a higher thermal conductivity wafer will offer little in that respect.

But as the cooling solution become more advanced and die will become thinner, a higher conductivity die will offer more and more.

Mani
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext