SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 215.00+0.7%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: jcholewa who wrote (21639)12/6/2000 2:14:41 AM
From: PetzRead Replies (3) of 275872
 
<A P4 with SSE2 optimized code has the same peak fp performance of a K7 with generic code.>

From what I've read, not true for double precision (64 bits or 80 bits). In fact, the latencies are HIGHER on the P4 than on the P3, but the throughput is exactly the same, i.e., half that of the Athlon core.

With either SSE or SSE2 optimized single precision code, both CPU's can do four flops in a clock cycle, but coding the P3 or P4 to do so would be a lot easier.

The problem with the Athlons double precision math advantage is that very often the weak link in the chain is the L2 cache throughput or the memory throughput. Single channel PC2100 can't match dual channel RDRAM with a 400 MHz bus.

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News