Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 37.81

-4.3%

Dec 12 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (123684)	12/24/2000 11:59:58 PM
From: kapkan4u	Read Replies (1) of 186894

<Since then, the P6 core has been given a larger L1 cache (16K to 32K), segment register caches (to fix the 16 bit legacy problem), MMX and SSE instructions , and 256K of ON CHIP L2 cache as well as a finely tuned L2 cache hardware. Add to this a clock speed increase from 200 MHz (Pentium Pro) all the way to 1 GHz (Coppermine). In 4 years, you'll be saying the same thing about the Pentium 4 - which I assume will receive several improvements between now and then, a la the P6 core.> P6 started as a nice core competing against K5, K6. Coppermine was the only substantial improvement. P4 starts as a monstrosity competing against Athlon/Palomino/Hammers. See the difference? Kap

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next