Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 213.50

+6.2%

Dec 19 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: TechieGuy-alt who wrote (27050)	1/31/2001 8:11:27 PM
From: jcholewa	Read Replies (1) of 275872

> If I understand what you are implying (greater cache = lower miss rates etc.), then that is not true. Each > processor still has 128+256K cache. The hit rate of each processor is still limited by its own cache size. How about this? If the data set of an mp-capable program is 640KB wouldn't the single processor system experience many misses while the dual processor system experiences no misses? Under certain circumstances, I mean (perhaps ... two threads, each requiring half the memory, so that processor A and processor B won't require data that is in each others' cache). In this case, the single processor system would be calling to the memory all the time, while the dual processor system would seldom do so. No? I'm open to correction and reeducation. :) -JC

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next