Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 233.54

-1.7%

Nov 7 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (33423)	3/25/2001 8:09:12 PM
From: fyodor_	Read Replies (2) of 275872

Scumbria: Intel is likely scared to death of Palomino. It will offer comparable MHz and much higher IPC than P4. I think Intel is more scared of the Hammer family. They have played their cards for the next couple of years and it isn't even able to significantly trouble the current AMD product. So what happens against the next generation, Hammer series? What happens if AMD has extended the pipeline by 50%, while keeping it reasonable balanced, enabling the chip to run even something like 50% faster? Even if the IPC (on a normalized scale) isn't improved one iota, AMD all of a sudden has equal or better frequency, as well as the awesome potential present in "64bit computing for the masses". And let's not forget that the Hammers will have full* SSE and SSE2 support. * I don't really mean IPC... but rather IPC/(relative-frequency-increase-due-to-pipeline-increase).... ;-) Note that I don't really believe things are that easy for AMD. Intel does have a few good cards to play, even if they aren't aces ;). The first shrink of a new core always seems to give a relatively greater boost than subsequent ones. Additionally, there is still a chance that the P4 can be "fixed". Then there are all those "dark transistors" in the current P4... Northwood will I have a higher IPC than Willamette, if nothing else due to the 512kB L2 cache. Scumbria, wouldn't you agree that the P4 will see significant improvement from the extra cache? I figure it will reduce the risk of thrashing the cache due to the hardware prefetching. -fyo

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next