Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 237.62

+3.8%

Nov 6 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (33432)	3/25/2001 8:55:27 PM
From: fyodor_	Read Replies (1) of 275872

Scumbria: Not really. It will help some, but the small single-ported L1 cache is a fatal error. Because of the 2-cycle cache access, they can't fix the L1 without a complete rework of the pipeline. I realize you really dislike that 2-cycle access L1 cache, but until the P4 actually shows problems scaling, I think you're being a bit harsh. Intel did actually make some sacrifices in order to accomplish the 2-cycle access without being a drag on frequency. (one example being that it is integer only). I would think that the double-clocked ALU would present a bigger problem... -fyo

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next