SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 237.62-7.2%Nov 6 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: fyodor_ who wrote (33436)3/25/2001 9:48:22 PM
From: ScumbriaRead Replies (1) of 275872
 
Fyo,

I realize you really dislike that 2-cycle access L1 cache, but until the P4 actually shows problems scaling, I think you're being a bit harsh. Intel did actually make some sacrifices in order to accomplish the 2-cycle access without being a drag on frequency.

That's my point. The small single-ported cache is an unacceptable tradeoff to save one cycle of access. The extra cycle latency in Athlon can almost always be hidden in the pipeline, which makes the 2-cycle decision for P4 just plain stupid.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News