Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 255.96

+2.3%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: fyodor_ who wrote (33446)	3/25/2001 10:32:36 PM
From: Scumbria	Read Replies (1) of 275872

Fyo, An L1 cache is absolutely essential for performance. Latency to the L2 is too long to hide in the pipeline, and the 8% miss rate in P4 is unacceptable (compared to 2% on Athlon.) Besides the high miss rate, the single-ported data cache chokes off the peak IPC to 1.0, which further strangles performance. Combine this with the excessively deep pipe, the small trace cache, and the large die size and you have a real POS processor. It is amazing how dense Intel's CPU engineering has been the last 5 years. Scumbria

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next