Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 259.66

+1.4%

Nov 3 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: fyodor_ who wrote (33460)	3/26/2001 12:07:08 AM
From: Scumbria	Read Replies (1) of 275872

Fyo, There is one performance improvement which AMD and Intel have both completely missed the boat on. x86 instructions use memory operands. Here is a typical piece of x86 code from the Linux kernel: movl %eax,28(%esp) movl %ebx,24(%esp) movl %ecx,24(%esp) movl %edx,boot_cpu_data+12 movl 20(%esp),%eax orl %eax,boot_cpu_data+12 movl 28(%esp),%edx Since most instructions access memory, it makes sense to put the address calculation and cache access ahead of the execute stage. Cyrix did this, and achieved very high IPC's as a result. It effectively eliminates the load-to-use penalty. Why AMD is not doing this is a mystery to me. Scumbria

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next