SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 192.49-4.0%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (33816)3/27/2001 6:24:01 PM
From: fyodor_Read Replies (1) of 275872
 
Scumbria: There is no inherent penalty to a long pipeline. If branch prediction is perfect, the pipeline length does not affect IPC, yet allows for much higher clock rates.

Yes, but how was the branch prediction of the Cyrix chip? (didn't we just have this BPU discussion yesterday? ;)).

There are other problems with a longer pipeline as well. Instruction throughputs are, ideally, not affected, but latencies are. In the real world, instruction throughputs would seem to be affected to some degree as well - at least if you want to keep the die-size down.

-fyo
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext