SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: dale_laroy who wrote (34948)4/5/2001 10:36:05 AM
From: fyodor_Read Replies (1) of 275872
 
Dale,

What are your thoughts on AMD/Moto's decision to go with 2 additional metal layers in their .13mu SOI process (9 ML, as opposed to the current 7 ML)?

I would assume that, all else being equal (which it isn't), additional metal layers would decrease yields, since they require more process steps.

I would also assume that additional metal layers would decrease the die size of _some_ designs. Is a modern CPU limited in this direction?

I can imagine that more metal layers could be necessary at higher clock frequencies (somewhat similar to how more pins and/or traces are needed to send higher clock-frequency signals on a PCB). Is this the real reason for the increased number of metal layers?

Thanks,

fyo
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext