SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 236.32-6.3%3:20 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (37547)4/27/2001 9:53:41 AM
From: combjellyRead Replies (1) of 275872
 
"Redoing the P4 cache or decoder would be a massive effort."

That is what I thought. So they cannot really increase the size of the trace or the L1 cache, much less add more ports, without having to re-work the entire chip. All they have going for them is clock rate, and it doesn't appear that the P4 is going to clock all that much higher than the ponies will. According to slide 35 yesterday, AMD seems to feel that Barton (is this really a type of horse?) can reach 3GHz or so by the end of next year, or roughly what Intel plans for the P4. Yeah, I know how accurate these roadmaps are, but based on the way that the Tbird has scaled on 0.18 micron, it is conceivable that something like Barton on SOI could reach 3GHz +/- 10%.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News