SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 106.06-0.8%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bilow who wrote (72372)5/9/2001 4:28:31 PM
From: gnuman  Read Replies (2) of 93625
 
Carl re: Did you see the third voltage step yet

Nope.

You need to understand there is a variable read delay programmed into each chip during initialization. This takes into account the electrical distance on the bus for each of the chips. (I take this to mean there is no overlap of consecutive "ones" on the bus.) With no overlap, (which would probably occur only during transitions anyway without this feature), there can be no third step. But be my guest, analyze the timing diagrams and if you can see a way to create a third step I'll be interested in knowing.

I don't know what a "delta" load impedance is.

The transition from Zo/2 to Zo at the source after the transient wave has passed? (Again, you need to calculate distance in ps from the source you choose).

Well, it's a current source, did you think that there was another possibility?

Ahhh, you've got it. <g>

BTW, the original discussion was RSL power on the bus. I think you can safely assume it's derived from 30ma and Zo per RSL output when "one's" are invoked. And it's extremely pattern sensitive. <g>
JMO's
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext