SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 48.15-1.2%10:25 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: fingolfen who wrote (135401)5/17/2001 7:26:17 PM
From: dale_laroy  Read Replies (1) of 186894
 
>It sounds similar in some ways to the oft-alluded to "Jackson" model Intel is allegedly looking at for a future version of Xeon<

Not even close, at least with regards to what I described.

Chip Level Multiprocessing is little more than a DP subsystem on a chip. SMT, which might, but probably will not be implemented in Hammer carries this one step further by providing an instruction dispatcher that can allocate execution units across threads on the fly, but SMT alone does not allow for dynamic creation of threads in single threaded code.

Jackson technology is Dynamic Multithreading. Dynamic Multithreading enables the processor to split execution into two threads whenever an unpredictable branch is encountered and speculatively execute along both threads concurrently. Jackson technology is a natural complement to SMT, but does not require SMT.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext