SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 47.16+7.0%11:42 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (135527)5/19/2001 4:37:52 PM
From: dougSF30  Read Replies (2) of 186894
 
Paul, Re: When it is confirmed by someone other than two clowns who sponsor the AMD Platform Farce - under payment by AMD.

But, Paul, Intel itself confirms this in the techdocs.

To paraphrase:

1) You must enable the throttle mechanism for the P4 to run within spec.

2) Even with an adequate thermal solution, the throttle may kick in during "high load" code.

So, to the extent that compilers are able to optimize for tight, fast code, the throttle will more than make up for it.

How amusing. Compiling with less optimization might well result in P4 code that executes faster.

Nice design. Perhaps they should adopt the "viewable" qualifier from the monitor crowd, or perhaps "usable" would be better. You know, as in:

P4 1.7 GHz (1.2 GHz usable)

Doug

p.s. Can you imagine if this throttle were an AMD "feature"? You and the other Intelabees would be going apesh*t over it, for days. And you'd be right to do so.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News