SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: dale_laroy who wrote (43655)6/10/2001 1:15:26 PM
From: combjellyRead Replies (1) of 275872
 
"he bandwidth is shared as two 64-bit channels to both GPU and CPU rather than being two separate 64-bit channels. They even had a description of the crossbar switch in their article."

Umm, I guess I wasn't clear. It is not set up so that the video gets one DIMM and everything else gets one or two. Each section can only get 64 bits of information on each clock cycle. What I was hoping was that the video is given the highest priority and then the rest goes to the rest of the system. On reflection, that would require probably a significant amount of memory to buffer stuff. So their way is a better use of a smaller amount of transistors.

"What I am wondering about is if Hammer has some type of multithreading."

I agree with you on this. I seem to recall that AMD has denied this to be the case, they are looking at SMT for later, I guess the Shovel series. It is hard to imagine how they ar going to increase IPC by even a small amount and increase the number of pipeline stages though...
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext