Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 249.91

+7.7%

3:48 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: minnow68 who wrote (45801)	6/29/2001 5:14:06 PM
From: Charles R	Read Replies (1) of 275872

Mike, <There is always a Mhz penalty when adding non-trivial amounts of cache at the same level. That's why all the cache on existing chips isn't simply one huge L1 cache.> Not true. If there is a MHz penalty or not is determined by where the speed paths in the chip are. Without knowing the specific timing details it is impossible to tell if there will be a problem. However, given a rather long latency L2 that you see on Athlons, I have a feeling that adding another 256k would not impact the speedpaths. Sorry, I don't have the patience to explain the cache timing mechanisms. Chuck

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next