SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.08-3.2%Dec 17 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ali Chen who wrote (24850)6/17/1997 12:54:00 AM
From: Paul Engel   of 186894
 
Ali - Re: "Wrong. For PPro and P-II dual-independent-bus (DIB),
the bus speed does not matter."

Do you really believe this?

Not all accesses are from the caches. During context switches, or other branch operations, where the target adresses are not in the cache (L1 or L2), accessing main memory at 100 MHz speeds is 33% faster than at 66.6 MHz speeds.

In fact, with standard memory (Fast EDO), the access times are not much faster than 50 nS. So, 100 MHz SDRAM's provide effective access times of 10 nS (following some initial latency delays), for a 5X speed improvement.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News