Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.26

+0.5%

Dec 18 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (139719)	7/19/2001 4:27:46 PM
From: dale_laroy	Read Replies (1) of 186894

>Intel's Celeron (the one with L2 cache, not the initial cacheless version) had a die size of 140 mm2.< Are you sure of this? I have read several places that the die size of the Celeron was 154mm2. Maybe you should submit a correction to this chart. users.erols.com Anyway, the K6-2 was a superior processor, if floating point wasn't needed. And, if AMD would have bothered to have redesigned it for six copper layers at 0.18-micron it could be quite good even today. As for floating point, with the K6-2+ being produced using SOI and copper interconnects at 0.13-micron, I doubt if many consumers would notice, even for gaming. Alas, AMD seems to prefer riding a single core, just like Intel.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next