Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.52

+1.2%

1:19 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Ali Chen who wrote (24904)	6/18/1997 1:37:00 AM
From: Paul Engel	of 186894

Ali - Re: "If today the K6 performance is on-par with P2 clock-to-clock),.." Hypothetical situations are not what I waste my time on. Since the K6 is NOT on-PAR with a P2, I won't waste my time. Now - back to system performance -Did you ever wonder how L1 and L2 caches get filled? Generally, main memory is accessed and the results are written in to the caches. The exceptions are results generated by the CPU which are first stored in the caches - assuming write-back caches are used. As you noted, the P2 can implement a write-back at a convenient time when main memory is not being accessed. However, for large numbers of write-back cycles, the speed at which these can occur will be a rate limiting step. Hence - FASTER MAIN MEMORY will produce faster system response. Thus, system performance will again be optimized by the fastest accesses to Main Memory. To elucidate this concept - which you clearly seem incapable of understanding - why not use REAL SLOW MAIN MEMORY DEVICES! These are real cheap - and, according to you, will not impact system performance. Don't you see the fallacy in this? Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next