SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.82+1.5%Dec 19 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (140214)7/26/2001 4:59:17 PM
From: pgerassi  Read Replies (1) of 186894
 
Dear Tench:

Sledgehammer (dual core) CPUs and HT would make a very potent N way SMP platform. A single HT link from each CPU could easily handle multiple I/O busses (PCI, PCI-X, 1000BT, etc.). Nvidea already is making a SB and a NB with an HT link (not in full production yet). 2 HT links per CPU makes 1 to 2 chip nodes easy. 3 HT links make rings easy. 4 HT links make areas easy. 5 or more HT links make spaces easy. Even a rank of 2 makes rings 4 way, areas 8 way, and N dimension spaces 2*2^N way. Given a rank R and a dimension N space, there would be 2*R^N way servers. Not too many links are needed for 16 way and up servers. 4 HT links were shown in the AMD presentation a year or so ago for a 8*N way server.

All you need is a 4 way HT switch to make N way possible with even Clawhammers. But, it would be easier with Sledgehammers. Dual core must scare you greatly.

Pete
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext