SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.38-1.3%Dec 22 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (140416)7/30/2001 12:43:59 AM
From: Dan3  Read Replies (1) of 186894
 
Re: I/O devices typically access memory directly instead of relying on processors to provide them data.

Pretty much the whole point. On Athlon's point to point chipset, while the CPU is bursting bytes out to a NIC buffer, a DMA transfer can take place from the disk controller to RAM.

On P4's bus chipset, it has to wait.

Going from 8-way to 16-way isn't going to reduce cache thrashing that much

On a big server with many processes, it will reduce it more than going from 256K cache to 2 meg cache, depending ont he software running.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News