Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 262.33

+3.4%

9:49 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: combjelly who wrote (53577)	9/1/2001 3:37:23 PM
From: wanna_bmw	Read Replies (1) of 275872

Combjelly, Re: "You mean that the P4 doesn't slow to half speed when the decode unit is used? When did they change that? " They haven't changed the behavior of the decoder. It's just that some people here have always been under the false impression that they have. The fact is that the Pentium 4 decoder decodes one instruction per clock into 1-4 uops. These all go into the trace cache, and form into a series of 6 uops called traces. Each of the uops in a trace are ordered in terms of program flow. On every other clock, the trace cache issues a trace into the processor back-end. This is where this thread is confused. The trace cache operates every other clock, not the decoder. However, since each trace is 6 uops long, this averages out to the same 3 Mops that the Athlon core can issue per clock. wanna_bmw

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next