SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 41.41+2.2%Dec 5 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (144693)10/4/2001 2:10:14 PM
From: pgerassi  Read Replies (2) of 186894
 
Dear Tench:

AMD has stated and many have commented that Athlon is well balanced. It is you who is confused about dispatch with front end. Throughout the pipe, Athlon deals with 3 uop pairs. P4 only looks at most one instruction per cycle in the decoder. It pulls at most 3 uops per cycle from the trace cache. It allocates internal resources at 3 uops per cycle (no longer in the front). It dispatches up to 6 uops per cycle through 4 ports. It retires at most 3 uops per cycle and that is the back end. It is very unbalanced. Its performance on wide ranges of code shows this fact quite clearly.

Pete
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext