SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 215.88+0.3%10:19 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Pravin Kamdar who wrote (59066)10/18/2001 10:59:15 AM
From: dale_laroyRead Replies (1) of 275872
 
>With the Athlon XP at 80 square mm in 0.13u, it seems that they are not following Northwood to a 512 KB L2 cache, but as you point out, they may be forced to follow suit.<

As I stated previously, AMD claimed 70mm2 for a 0.13-micron Palomino. Jerry's statement that they will have 315 die per wafer indicates that the die size of Barton, and possibly Thoroughbred, is closer to 80mm2. This extra 10mm2 is enough to accomodate an increase to 512KB L2 cache.

What is important however, is not the amount of L2 cache and die size of Thoroughbred/Barton, but the amount of L2 cache and die size of Clawhammer. We already know that Clawhammer will have 512KB L2 cache and a die size of 105mm2.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext