Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 210.78

-4.8%

Dec 12 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: jcholewa who wrote (62881)	11/8/2001 11:52:37 AM
From: kapkan4u	Read Replies (4) of 275872

<I do not know enough about the trace cache yet. Why does it transfer every other clock? Does it simply take two local cycles to move all the data to the next stage, or does the TC happen to have, as others might suggest, an 0.5x local clock multiplier and the "every other clock" thing is a reference to the MCLK?> Its the latter. Look here on page 1-9 developer.intel.com The decoder and the TC are in a box called front-end. They are both running at half of the MCLK. The front-end is probably as large as 30% of the chip, running at half the nominally quoted frequency. This is why Intel is hiding this information. It would be devastating to P4's marketing scams. Kap

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next