SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.82+1.5%Dec 19 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wanna_bmw who wrote (148795)11/18/2001 11:05:02 PM
From: Paul Engel  Read Replies (2) of 186894
 
Beamer - Re: "Two things that are much improved over the K7 are the Branch Predictor Unit and the Translational Look-aside Buffer. From what I could gather, these improvements should help AMD in getting better scores with transactional processing tests, such as TCP."

For transaction processing, Interrupt handling speed and context switching speed should be the critical factors - processing NEW instruction streams efficiently while also handling "current" instruction streams.

TLB and branch predictor improvements would not - in most cases - increase context switching - instead, they improve performance where a single process contains multiple branches depending upon prior results from earlier on in the thread.

Memory latency reduction will help, however.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News