Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.82

+1.5%

Dec 19 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (148799)	11/19/2001 10:44:08 AM
From: Ali Chen	of 186894

"TLB and branch predictor improvements would not - in most cases - increase context switching - instead, they improve performance where a single process contains multiple branches depending upon prior results from earlier on in the thread." You need a little education on the subject. While your assessment of branch predictor involvement in context switch may be true, you need to learn a bit or two about what the heck the TLB is, before spewing your infinite wisdom on uneducated public. The Translation Lookaside Buffer is an internal cache-like area where the processor stores the most recently used page table entries when operating in virtual-memory mode. In server environment, where task switches involve swithes to different virtual memory pages, the performance of TLB is critically important, which is just opposite to what you said. Please stop patronizing in areas where you have no clues what-so-ever, Paul. It is easy to impress spokepersons who cannot spell "Translation" and use "translational" instead. - Ali

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next