SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 249.66+7.6%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (64126)11/20/2001 3:37:14 PM
From: combjellyRead Replies (1) of 275872
 
" but I suspect the cache will be DRAM for space saving and not SRAM?"

Not currently. DRAM has been used in the past, and might be used in the future for cache, but I don't know of anybody that is currently doing that. The problem is that DRAM is slower than SRAM, and speed is what is important in a cache.

Now embedded DRAM would make a bang up L3 cache. Given that university group that uses the "floating body" effect in SOI to eliminate the capacitor, maybe AMD will think about a 4 or 8 meg. on-chip L3 cache for 90nm...
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News