SOITEC, Silicon-On-Insulator TEChnologies Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : SOITEC, Silicon-On-Insulator TEChnologies

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: John Finley who wrote (34)	11/26/2001 9:24:15 AM
From: kinkblot	Read Replies (2) of 83

Intel Announces Breakthrough in Chip Transistor Design intel.com Speak of the devil! In chip land, there's always the risk that new, competitive processes will come along: Depleted substrate transistor One element of the new structure is a "depleted substrate transistor," which is a new type of CMOS device where the transistor is built in an ultra-thin layer of silicon on top of an embedded layer of insulation. This ultra-thin silicon layer, which is different than conventional silicon-on-insulator devices, is fully depleted to create maximum drive current when the transistor is turned on, enabling the transistor to switch on and off faster. In contrast, when the transistor is turned off, unwanted current leakage is reduced to a minimum level by the thin insulating layer. This allows the depleted substrate transistor to have 100 times less leakage than traditional silicon-on-insulator schemes. Another innovation of Intel's depleted substrate transistor is the incorporation of low resistance contacts on top of the silicon layer. The transistor can therefore be very small, very fast and consume less power. I've never been one to bet on AMD versus Intel.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next