Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.15

-0.6%

Dec 24 12:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: wanna_bmw who wrote (150339)	11/29/2001 1:22:52 PM
From: Ali Chen	Read Replies (1) of 186894

"I'm guessing the area of the chip that runs at 1GHz is about as small as the area that runs at 4GHz." Your guess is clearly wrong. Even the bus interface area chip-architect.com is at least 10% of P4 die. "The cache issues traces every other clock, but that doesn't mean it's not doing work on every clock." None of P4 caches can work faster than 1GHz, see Message 16697144 The L2 cache is apparently 2x interleaved as it follows form the die picture. However each half can't run any faster than half of the marketing frequency, and only probably 0.01mm2 of output multiplexors are funning at the "nominal". So, it is already about 50% of the P4 die. "Pentium 4 can reach higher clock frequencies for a small penalty in IPC" IPC is total BS. The penalty from 2x longer pipe is ranging from 0% on sequential codes, to 100% on extreme-branching code, so it is a matter of which code to pick for comparisons. Have fun, - Ali

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next