SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.34-0.1%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wanna_bmw who wrote (150856)12/3/2001 5:56:37 PM
From: Joe NYC  Read Replies (1) of 186894
 
wbmw,

I said "if ... Kap can prove it". I agree that just slow performance of P4 is not a proof that the decoder is 1/2 speed, and comparison with Piii will not help. It should be comparisons of P4 vs. P4 under different conditions, and somehow the difference of these conditions should concentrate on the decoder.

I am jumping on the tail end of this conversation, and it might have been discussed, but somehow, the actual throughput coming out of the decoder needs to be measured, and compared to the spec (if there is one). I think the lack of specs on how an instruction makes it through the decoder, and how the micro-ops are generated may be the Achilles' heel of this project.

My guess is that the only way to really find out is by somehow examining the silicon of the chip itself

Joe
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext