Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 48.80

+0.2%

2:47 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Joe NYC who wrote (150971)	12/4/2001 6:28:35 PM
From: ptanner	Read Replies (1) of 186894

Joe, re: "In a low end [Hammer] system, the memory can be controlled by offchip memory controller, and memory can be shared with graphics" Wouldn't it be easier just to integrate both the graphics and graphics memory into one chip rather than adding a separate memory controller (which seems more complex to me)? With all the discussion of the potential to provide 8MB of cache on a northbridge chip (Micron's Mamba or whatever) wouldn't it also be possible to provide both integrated graphics and graphics memory? I know the current integrated graphics chipsets use UMA but with smaller process geometry I thought some extra real estate might be available on one of the existing chips given the need for a chip size supporting the "package connections." -PT

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next